

# CE65LH43ADJMQ - High Input Low I<sub>Q</sub> 500mA ADJ Output LDO with PG

## General Description

The CE65LH43ADJMQ is a low dropout with 500mA load ability with enable function LDO. It operates from 3V ~ 40V. The quiescent current is 12µA with no load. The devices feature integrated short-circuit and over-current protection. They are quite suitable for standby microprocessor control-unit systems, especially in automotive applications.

CE65LH43ADJMQ is available in the ESOP8 package and support ambient temperature range of -40 °C to 125 °C.

## Features

- Input Voltage Range from 3V to 40V
- 500mA Load Current
- I<sub>Q</sub> is 12µA Typical
- ADJ Output Voltage Range 1.8~20V
- Low Dropout is 620mV at 500mA Load @V<sub>OUT</sub> = 5V
- Power-Good Feature is Available
- Over-Temperature Protection
- Current-Limit Protection'
- Automotive AEC-Q100 Grade 1 Qualified
  - Ambient Temperature Range of -40 °C to 125 °C
  - ESD HBM 2KV PASS
  - ESD CDM 1.5KV PASS
- Latch-up Performance Exceeds ±200mA per JEDEC JESD78F
- Part No. and Package Information

Part No.	Package	Packing Option	MSL
CE65LH43ADJMQ	ESOP8 (4.9mm × 6.0mm)	Tape and Reel, 4K/Reel	3

## Device information

CE 65LH43 <u>ADJ</u> <u>M</u> <u>Q</u>				
<u>ADJ</u>	Output Voltage	<u>M</u>	Package	<u>Q</u> AEC-Q100 Qualified
ADJ	Output Voltage Adjustable.	M	ESOP8	Q: With AEC-Q100 Qualified

## Applications

- Automotive Constant-Voltage Power Supply
- Automotive Infotainment and Cluster
- Automotive Power Supply for Body Electronics and Lighting

## Pin Configuration




Figure1. Pin Configuration

## Pin Function

Pin No.	Pin Name	Pin Function
1	OUT	Output Pin
2	NC	No Connect
3	GND	Ground Pin
4	VIN	Input Pin
5	EN	Enable Input Pin
6	PG	Power Good Pin
7	PGDL	PG Delay Pin
8	ADJ	Set the Output Voltage
9	TP	Thermal Pad, Floating or Connect to GND

## Block Diagram




Figure2. Functional Block Diagram

## Functional Description

### Input Capacitor

A 1 $\mu$ F~10 $\mu$ F ceramic capacitor is recommended to connect between V<sub>IN</sub> and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both V<sub>IN</sub> and GND.

### Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended output capacitance is from 1 $\mu$ F to 10 $\mu$ F, Equivalent Series Resistance (ESR) is from 5m $\Omega$  to 100m $\Omega$ , and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to OUT and GND pins.

### Enable

The CE65LH43ADJMQ delivers the output power when it is set to enable state. When it works in disable state, there is no output power and the operation quiescent current is almost zero. The enable pin (EN) is active high.

### Dropout Voltage

The CE65LH43ADJMQ uses a PMOS pass transistor to achieve low dropout. When (V<sub>IN</sub> - V<sub>OUT</sub>) is less than the dropout voltage (V<sub>DROP</sub>), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the R<sub>DS(ON)</sub> of the PMOS pass element. V<sub>DO</sub> scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as (V<sub>IN</sub> - V<sub>OUT</sub>) approaches dropout operation.

### Adjustable Output Voltage (ADJ)


One can select an output voltage between 1.8V to 20V by using an external resistor divider. Calculate the output voltage using the following equation, where V<sub>ADJ</sub> = 1.15V, R<sub>2</sub>  $\geq$  100K $\Omega$

$$V_{OUT} = V_{ADJ} \times (1 + R1 / R2)$$

### Power Good

The CE65LH43ADJMQ provides an open-drain PG Pin. The PG pin is an open-drain output and should be connected to V<sub>OUT</sub>. When V<sub>OUT</sub> rises 93% of V<sub>OUT</sub>, the PG Pin is pulled to high by V<sub>OUT</sub>. When V<sub>OUT</sub> falls to 89% of V<sub>OUT</sub>, the PG Pin is pulled to 0V. The delay time (t<sub>PGDL</sub>) can be defined by adding a capacitor (C<sub>PGDL</sub>) on PGDL through below equation:

$$t_{PGDL} = C_{PGDL} \times 5.2V / 5\mu A$$



### Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 155°C. Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately 130°C, the output circuitry is again enabled.

Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the LDO from damage as a result of overheating. Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN} - V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to 150°C maximum.

### Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$


where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance. For recommended operating condition specifications the maximum junction temperature is 150°C and  $T_A$  is the ambient temperature. The junction to ambient thermal resistance,  $\theta_{JA}$  is layout dependent. The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance( $\theta_{JA}$ ).

### Current-Limit Protection

The CE65LH43ADJMQ provides current limit function to prevent the device from damages during over-load or shorted-circuit condition. This current is detected by an internal sensing transistor.

### ON/OFF Input Operation

The CE65LH43ADJMQ is turned on by setting the EN pin higher than  $V_{IH}$  threshold, and is turned off by pulling it lower than  $V_{IL}$  threshold. IN port needs to be powered on before the EN port. The recommended sequence diagram:



## Absolute Maximum Ratings

Symbol	Rating	Value	Unit	
V <sub>IN</sub>	Input Voltage <sup>(1)</sup>	0~45 & V <sub>IN</sub> > V <sub>EN</sub>	V	
V <sub>OUT</sub>	Output Voltage	-0.3~25	V	
V <sub>EN</sub>	Chip Enable Input Voltage	-0.3~45	V	
V <sub>ADJ</sub>	FB Voltage	-0.3~6	V	
V <sub>PG</sub>	Power Good Voltage	-0.3~25	V	
V <sub>PGDL</sub>	Power Good Delay Voltage	-0.3~6	V	
T <sub>J(MAX)</sub>	Maximum Junction Temperature	150	°C	
T <sub>STG</sub>	Storage Temperature	-65~150	°C	
V <sub>ESD</sub> <sup>(2)</sup>	ESD Classification	Human Body Model	±2000	V
		Charged Device Model	±1500	V
I <sub>LU</sub> <sup>(2)</sup>	Latch up Current Maximum Rating	±200	mA	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**Note1:** Refer to Electrical Characteristics and Application Information for Safe Operating Area and IN port needs to be powered on before the EN port.

**Note2:** This device series incorporates ESD protection and is tested by the following methods:

HBM tested per AEC-Q100-002(JEDEC JS-001);

CDM tested per AEC-Q100-011(JEDEC JS-002);

Latch up Current Maximum Rating tested per AEC-Q100-004(JEDEC JESD78F).

## Thermal Characteristics

Symbol	Ratings	Value	Unit
R <sub>θJA</sub>	Thermal Characteristics, Thermal Resistance, Junction-to-Air	69.5	°C/W
P <sub>D</sub>	Max Power Dissipation @25°C	1.8	W

## Recommended Operating Conditions

Symbol	Item	Rating	Unit
V <sub>IN</sub>	Input Voltage	3 to 40	V
I <sub>OUT</sub>	Output Current	0 to 500	mA
T <sub>A</sub>	Operating Ambient Temperature	-40 to 125	°C
C <sub>IN</sub>	Input Capacitor Value	1 to 10	μF
C <sub>OUT</sub>	Output Capacitor Value	1 to 10	μF
R <sub>PG</sub>	Pull-up Resistor of Power-Good	1 to 100	kΩ
ESR	Input and Output Capacitor Equivalent Series Resistance (ESR)	5 to 100	mΩ

## Electrical Characteristics

( $V_{IN} = V_{OUT} + 2V$ ;  $I_{OUT} = 1mA$ ,  $C_{IN} = C_{OUT} = 1\mu F$ ,  $T_A = -40^{\circ}C \sim 125^{\circ}C$  unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ .)<sup>(3)</sup>

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{IN}^{(4)}$	Operating Input Voltage		3.0		40	V
$I_Q^{(5)}$	Quiescent Current	$I_{OUT} = 0mA$ , $T_A = 25^{\circ}C$		12	20	$\mu A$
$I_{Q\_OFF}$	Standby Current	$V_{EN} = 0V$ , $T_A = 25^{\circ}C$		0.1	1	$\mu A$
$V_{FB}$	Feedback Voltage	$I_{OUT} = 1mA$ , $T_A = 25^{\circ}C$	1.132	1.15	1.167	V
		$I_{OUT} = 1mA$ , $T_A = -40 \sim 125^{\circ}C$	1.104	1.15	1.196	
$Reg_{LINE}^{(8)}$	Line Regulation	$V_{OUT} + 2V \leq V_{IN} \leq 40V$ , $I_{OUT} = 10mA$		0.01	0.1	%/V
$Reg_{LOAD}^{(8)}$	Load Regulation	$1mA \leq I_{OUT} \leq 500mA$ , $V_{OUT} = 3.3V$ , $T_A = 25^{\circ}C$		15	45	mV
$V_{DROP}^{(6)(8)}$	Dropout Voltage	$I_{OUT} = 500mA$ , $V_{OUT} = 5V$ ,		620	900	mV
		$I_{OUT} = 500mA$ , $V_{OUT} = 20V$ ,		620	1200	
$I_{LMT}$	Current Limit	$V_{IN} = V_{OUT} + 2V$ , $C_{OUT} = 1\mu F$		1000	1500	mA
$V_{ENH}$	EN Pin Threshold Voltage	EN Input Voltage "H"	1.4			V
$V_{ENL}$	EN Pin Threshold Voltage	EN Input Voltage "L"			0.3	V
$PSRR^{(7)}$	Power Supply Rejection Ratio	$f = 1kHz$ , $V_{IN} = V_{OUT} + 2V$ , $V_{OUT} = 20V$ , $I_{OUT} = 20mA$		70		dB
$e_N^{(7)}$	Output Noise Voltage	$V_{IN} = V_{OUT} + 2V$ , $I_{OUT} = 1mA$ , $f = 10Hz$ to $100kHz$ , $C_{OUT} = 1\mu F$		$25^* V_{OUT}$		$\mu V_{rms}$
$V_{PG\_R}$	PG Rising Threshold	$V_{OUT} / V_{OUT\_SET}$ , When $V_{OUT}$ Rising	89	93	97	%
$V_{PG\_F}$	PG Falling Threshold	$V_{OUT} / V_{OUT\_SET}$ , When $V_{OUT}$ Falling	85	89	93	%
$t_{D\_PGR}$	PG Rising Delay	$C_{PGDL} = 0nF$		600	900	$\mu s$
$t_{D\_PGF}$	PG Falling Delay	$C_{PGDL} = 0nF$	2	10		$\mu s$
$T_{SD}$	Thermal Shutdown Temperature <sup>(7)</sup>	Temperature Increasing from $T_A = 25^{\circ}C$		155		$^{\circ}C$
$T_{HYS}$	Thermal Shutdown Hysteresis <sup>(7)</sup>	Temperature Falling from $T_{SD}$		25		$^{\circ}C$

**Note3:** Here  $V_{IN}$  means internal circuit can work normal. If  $V_{IN} < V_{OUT}$ , Output voltage follows  $V_{IN}(I_{OUT} = 1mA)$ , circuit is safety.

**Note4:** The minimum operating voltage is 3.0V.  $V_{DROP} = V_{IN(min)} - V_{OUT}$ .

**Note5:** R2 needs to be greater than or equal to 100K $\Omega$ .

**Note6:**  $V_{DROP}$  FT test method: test the  $V_{OUT}$  voltage at  $V_{SET} + V_{DROPMAX}$  with 500mA output current.

**Note7:** Guaranteed by design and characterization. not a FT item.

**Note8:** At high temperatures, the maximum load current can be calculated according to the following formula:


$$I_{OUT\_MAX} = (T_J - T_A) / R_{\theta JA} / (V_{IN} - V_{OUT})$$

CORETEK

## Typical Characteristics

**$V_{OUT} = 3.3V$**


( $V_{IN} = V_{OUT} + 2V$ ;  $I_{OUT} = 1mA$ ,  $C_{IN} = C_{OUT} = 1\mu F$ ,  $T_A = -40^{\circ}C \sim 125^{\circ}C$  unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ .)



## Typical Characteristics (Continued)

**V<sub>OUT</sub> = 3.3V**


(V<sub>IN</sub> = V<sub>OUT</sub> + 2V; I<sub>OUT</sub> = 1mA, C<sub>IN</sub> = C<sub>OUT</sub> = 1μF, T<sub>A</sub> = -40°C~125°C unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C.)



## Typical Characteristics (Continued)

**V<sub>OUT</sub> = 5V**


(V<sub>IN</sub> = V<sub>OUT</sub> + 2V; I<sub>OUT</sub> = 1mA, C<sub>IN</sub> = C<sub>OUT</sub> = 1μF, T<sub>A</sub> = -40°C~125°C unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C.)




## Typical Characteristics (Continued)

**V<sub>OUT</sub> = 5V**

(V<sub>IN</sub> = V<sub>OUT</sub> + 2V; I<sub>OUT</sub> = 1mA, C<sub>IN</sub> = C<sub>OUT</sub> = 1μF, T<sub>A</sub> = -40°C~125°C unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C.)




## Application Circuits



**Note8:**  $V_{OUT} = 1.15V \times (1 + R1 / R2)$ ,  $R2 \geq 100K\Omega$ .


## Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- Place thermal vias around the device to distribute heat.
- Do not place a thermal via directly beneath the thermal pad. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.




## Package Dimension

ESOP8 (4.9mm × 6.0mm)




## Tape Information

ESOP8 (4.9mm × 6.0mm)



## Marking Information



## Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2023-09-15	Preliminary Version	Tu guozhu	Gu jie, Liu xiaomin	Liu jiaying
0.1	2024-11-29	Update EC table and Package Dimension	Wang anran	Gu jie, Liu xiaomin	Liu jiaying
1.0	2025-05-23	Update EC table and Typical Characteristics	Li zihao	Yang xiaoxu	Liu jiaying